

## IN THE CLAIMS

*Please amend 1, 4, 8-9, 11-13, 16-17, 19-20, 22-28, and 30; cancel claims 5, 7, 10, 15, and 18; and add new claims 30-31, as follows:*

1. (Currently Amended) A preamplifier circuit, comprising:  
first and second input ports;  
a first bias source configured to provide a first read sensor current/voltage bias at the first input port for a read operation;  
a second bias source configured to provide a second read sensor current/voltage bias at the second input port for the read operation, the second read sensor current/voltage bias being zero or negligible;  
the first input port configured to receive a first signal during the read operation which includes a read sensor data signal and an interference signal;  
the second input port configured to receive a second signal during the read operation which includes the interference signal but not the read sensor data signal; and  
a subtractor having first and second inputs coupled to the first and the second input ports, respectively.
2. (Original) The preamplifier circuit of claim 1, further comprising:  
an output of the subtractor which provides the read sensor signal substantially without the interference signal.
3. (Original) The preamplifier circuit of claim 1, wherein the preamplifier circuit is embodied in an integrated circuit (IC).
4. (Currently Amended) The preamplifier circuit of claim 1, ~~further comprising:~~

~~a first bias source which provides a first read sensor current/voltage bias at the first input port; and~~

~~a second bias source which provides a second read sensor current/voltage bias at the second input port wherein the second read sensor current/voltage bias comprises a zero current/voltage bias.~~

5. (Canceled)

6. (Original) The preamplifier circuit of claim 1, further comprising:

a first amplifier having an input coupled to the first input port and an output coupled to the first input of the subtractor; and

a second amplifier having an input coupled to the second input port and an output coupled to the second input of the subtractor.

7. (Canceled)

8. (Currently Amended) The preamplifier circuit of claim 1, further comprising:

~~a first bias source which provides a first read sensor current/voltage bias at the first input port;~~

~~a second bias source which provides a second read sensor current/voltage bias at the second input port;~~

~~wherein the second read sensor bias is set to zero or is negligible;~~

a first amplifier having an input coupled to the first input port and an output coupled to the first input of the subtractor;

a second amplifier having an input coupled to the second input port and an output coupled to the second input of the subtractor; and

wherein a gain of at least one of the first and the second amplifiers is controllably adjusted so that an output of the subtractor provides the read sensor signal substantially without the interference signal.

9. (Currently Amended) The preamplifier circuit of claim 1, further comprising:

~~a first bias source which provides a first read sensor current/voltage bias at the first input port;~~

~~a second bias source which provides a second read sensor current/voltage bias at the second input port;~~

a first amplifier which includes a first transistor having a base coupled to the first input port, a collector coupled to a first reference voltage through a first resistor, and an emitter coupled to a second reference voltage; and

a second amplifier which includes a second transistor having a base coupled to the second input port, a collector coupled to the first reference voltage through a second resistor, and an emitter coupled to the second reference voltage.

10. (Canceled)

11. (Currently Amended) The preamplifier circuit of claim 1, further comprising:

a first amplifier which includes a first transistor having a base coupled to the first input port through a first capacitor, a collector coupled to a first reference voltage through a first resistor, and an emitter coupled to a second reference voltage;

a second amplifier which includes a second transistor having a base coupled to the second input port through a second capacitor, a collector coupled to the first reference voltage through a second resistor, and an emitter coupled to the second reference voltage;

a ~~second~~ third amplifier which includes a ~~second~~ third transistor having a base coupled to the ~~second input port through a second capacitor~~ collector of the first

transistor, a collector coupled to the first reference voltage through a ~~second~~ third resistor, and an emitter coupled to the second reference voltage;

a ~~second~~ fourth amplifier which includes a ~~second~~ fourth transistor having a base coupled to the ~~second input port through a second capacitor~~ collector of the second transistor, a collector coupled to the first reference voltage through a ~~second~~ fourth resistor, and an emitter coupled to the second reference voltage;

~~a first bias source which provides a first read sensor current/voltage bias at the first input port;~~

~~a second bias source which provides a second read sensor current/voltage bias at the second input port; and~~

~~wherein the second bias source is set to zero or is negligible.~~

12. (Currently Amended) A preamplifier circuit, comprising:

first and second input ports;

a first bias source being configured to provide a first current/voltage bias at the first input port;

a second bias source being configured to provide a second current/voltage bias at the second input port which is zero or negligible;

the first input port being configured to receive a first signal which includes an input signal and an interference signal while the first input port is set at the first current/voltage bias;

the second input port being configured to receive a second signal which includes the interference signal but not the input signal while the second input port is set at the second current/voltage bias; and

a subtractor having first and second inputs coupled to the first and the second input ports, respectively.

13. (Currently Amended) ~~The preamplifier circuit of claim 12, further comprising:~~

~~a first bias source which provides a first current/voltage bias at the first input port;~~  
~~a second bias source which provides a second current/voltage bias at the second~~  
~~input port; and~~

~~wherein the second bias is set to zero or is negligible.~~

wherein the second read sensor current/voltage bias is zero.

14. (Original) The preamplifier circuit of claim 12, further comprising:

a first amplifier having an input coupled to the first input port and an output coupled to the first input of the subtractor; and

a second amplifier having an input coupled to the second input port and an output coupled to the second input of the subtractor.

15. (Canceled)

16. (Currently Amended) The preamplifier circuit of claim 12, further comprising:

~~a first bias source which provides a first current/voltage bias at the first input port;~~  
~~a second bias source which provides a second current/voltage bias at the second~~  
~~input port;~~

~~wherein the second read sensor bias is set to zero or is negligible;~~

a first amplifier having an input coupled to the first input port and an output coupled to the first input of the subtractor;

a second amplifier having an input coupled to the second input port and an output coupled to the second input of the subtractor; and

wherein a gain of at least one of the first and the second amplifiers is controllably adjusted so that an output of the subtractor provides the input signal substantially without the interference signal.

17. (Currently Amended) The preamplifier circuit of claim 12, further comprising:

~~a first bias source which provides a first current/voltage bias at the first input port;~~  
~~a second bias source which provides a second current/voltage bias at the second input port;~~

a first amplifier which includes a first transistor having a base coupled to the first input port, a collector coupled to a first reference voltage through a first resistor, and an emitter coupled to a second reference voltage; and

a second amplifier which includes a second transistor having a base coupled to the second input port, a collector coupled to the first reference voltage through a second resistor, and an emitter coupled to the second reference voltage.

18. (Canceled)

19. (Currently Amended) The preamplifier circuit of claim 12, further comprising:

a first amplifier which includes a first transistor having a base coupled to the first input port through a first capacitor, a collector coupled to a first reference voltage through a first resistor, and an emitter coupled to a second reference voltage;

a second amplifier which includes a second transistor having a base coupled to the second input port through a second capacitor, a collector coupled to the first reference voltage through a second resistor, and an emitter coupled to the second reference voltage;

a third amplifier which includes a third transistor having a base coupled to the collector of the first transistor, a collector coupled to the first reference voltage through a third resistor, and an emitter coupled to the second reference voltage; and

a fourth amplifier which includes a fourth transistor having a base coupled to the collector of the second transistor, a collector coupled to the first reference voltage through a fourth resistor, and an emitter coupled to the second reference voltage;

~~a first bias source which provides a first current/voltage bias at the first input port;~~

~~a second bias source which provides a second current/voltage bias at the second input port; and~~

~~wherein the second bias source is set to zero or is negligible.~~

20. (Currently Amended) A magnetic storage device, comprising:  
at least one magnetic disk;  
a magnetic head which includes first and second read sensors;  
a suspension which supports the magnetic head relative to the magnetic disk;  
read circuitry having a preamplifier which includes:

a first input port coupled to the first read sensor;

a second input port coupled to the second read sensor;

a first bias source configured to provide a first read sensor current/voltage bias at the first input port for read operations;

a second bias source configured to provide a second read sensor current/voltage bias at the second input port for the read operations, the second read sensor current/voltage bias being zero or negligible;

a subtractor having first and second inputs coupled to the first and the second input ports, respectively; and

an output of the subtractor ~~which provides~~ configured to provide a read sensor data signal.

21. (Original) The magnetic storage device of claim 20, wherein the preamplifier is embodied in an integrated circuit (IC).

22. (Currently Amended) The magnetic storage device of claim 20, further comprising:

~~a first bias source coupled to the first input port of the preamplifier; and~~

~~a second bias source coupled to the second input port of the preamplifier~~

wherein the first input port is configured to receive a first signal which includes a read sensor data signal and an interference signal; and

wherein the second input port is configured to receive a second signal which includes the interference signal but not the read sensor data signal.

23. (Currently Amended) The magnetic storage device of claim 20, further comprising:

~~a first bias source coupled to the first input port of the preamplifier;~~

~~a second bias source coupled to the second input port of the preamplifier; and~~

~~wherein the second bias source is configured to provide a zero or negligible bias~~

wherein the first input port is configured to receive a first signal which includes a read sensor data signal and an interference signal;

wherein the second input port is configured to receive a second signal which includes the interference signal but not the read sensor data signal; and

wherein the output of the subtractor is configured to provide the read sensor data signal substantially without the interference signal.

24. (Currently Amended) The magnetic storage device of claim 20, further comprising:

~~a first bias source coupled to the first input port of the preamplifier;~~

~~a second bias source coupled to the second input port of the preamplifier;~~

~~wherein the second bias source is set to provide a zero or negligible bias for the second read sensor;~~

wherein the second read sensor current/voltage bias is zero;

a first amplifier coupled between the first input port and the first input of the subtractor; and

a second amplifier coupled between the second input port and the second input of the subtractor.



25. (Currently Amended) The magnetic storage device of claim 20, further comprising:

~~a first bias source coupled to the first input port of the preamplifier;~~

~~a second bias source coupled to the second input port of the preamplifier;~~

~~wherein the second bias source is set to provide a zero or negligible bias for the second read sensor;~~

a first amplifier coupled between the first input port and the first input of the subtractor;

a second amplifier coupled between the second input port and the second input of the subtractor; and

wherein a gain of at least one of the first and the second amplifiers is controllably adjusted so that an output of the subtractor provides the input signal substantially without an interference signal.

26. (Currently Amended) In a preamplifier circuit, a method of reducing interference in a read sensor signal comprising:

providing an active current/voltage bias for a first read sensor during a read operation;

providing a zero or negligible current/voltage bias for a second read sensor during the read operation;

receiving, from the first read sensor during the read operation, a first signal which includes a read sensor data signal and an interference signal;

receiving, from the second read sensor during the read operation, a second signal which includes the interference signal but not the read sensor data signal; and

subtracting the second signal from the first signal to provide a read sensor signal without the interference signal.

27. (Currently Amended) The method of claim 26, further comprising:

~~wherein the first signal is from a first read sensor; and~~

~~wherein the second signal is from a second read sensor~~  
providing a first amplifier for amplifying the first signal;  
providing a second amplifier for amplifying the second signal; and  
initializing a gain of the second amplifier to reduce or eliminate the interference  
signal.

28. (Currently Amended) The method of claim 26, further comprising:  
~~providing an active current/voltage bias for a first read sensor to receive the first~~  
~~signal; and~~  
~~providing a zero current/voltage bias for a second read sensor to receive the~~  
~~second signal~~  
providing a first amplifier for amplifying the first signal;  
providing a second amplifier for amplifying the second signal; and  
initializing a gain of one of the first and the second amplifiers by:  
measuring a first interference power for the first read sensor;  
measuring a second interference power for the second read sensor; and  
determining a K factor for the gain based on the first and the second  
interference powers.

29. (Original) The method of claim 26, further comprising:  
amplifying the read sensor data signal after subtracting the second signal from the  
first signal.

30. (Currently Amended) The method of claim 26, ~~further comprising:~~  
~~providing an active current/voltage bias for a first read sensor to receive the first~~  
~~signal;~~  
~~providing a zero current/voltage bias for a second read sensor to receive the~~  
~~second signal; and~~

~~amplifying the read sensor data signal after subtracting the second signal from the first signal wherein the zero or negligible current/voltage bias comprises a zero current/voltage bias.~~

31. (New) A preamplifier circuit, comprising:

first and second input ports;

the first input port configured to receive a first signal which includes a read sensor data signal and an interference signal;

the second input port configured to receive a second signal which includes the interference signal but not the read sensor data signal;

a first bias source which provides a first read sensor current/voltage bias at the first input port;

a second bias source which provides a second read sensor current/voltage bias at the second input port which is zero or negligible;

a first amplifier which includes a first transistor having a base coupled to the first input port through a first capacitor, a collector coupled to a first reference voltage through a first resistor, and an emitter coupled to a second reference voltage;

a second amplifier which includes a second transistor having a base coupled to the second input port through a second capacitor, a collector coupled to the first reference voltage through a second resistor, and an emitter coupled to the second reference voltage;

a subtractor having first and second inputs coupled to the first and the second input ports, respectively; and

an output of the subtractor which provides the read sensor signal substantially without the interference signal.

32. (New) The preamplifier circuit of claim 31, which is part of a magnetic storage device having a first read sensor which produces the first signal and a second read sensor which produces the second signal.